

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property
Organization
International Bureau**



(43) International Publication Date
1 July 2004 (01.07.2004)


PCT

(10) International Publication Number
WO 2004/055989 A2

- | | | |
|---|---------------------------|--|
| <p>(51) International Patent Classification⁷:
H03K 5/153, 5/13, 5/159, H04L 7/033</p> | <p>H03L 7/081,</p> | <p>(72) Inventor; and
(75) Inventor/Applicant (for US only): EASWARAN, Sri, Navaneethakrishnan [NL/NL]; P.O. Box 220, NL-5600 AE Eindhoven (NL).</p> |
| <p>(21) International Application Number:</p> | <p>PCT/IB2003/005810</p> | <p>(74) Common Representative: KONINKLIJKE PHILIPS ELECTRONICS N.V.; Intellectual Property & Standards, c/o KEEGAN, Frank, P.O. Box 3001, Briarcliff Manor, NY 10510-8001 (US).</p> |
| <p>(22) International Filing Date: 9 December 2003 (09.12.2003)</p> | | |
| <p>(25) Filing Language:</p> | <p>English</p> | |
| <p>(26) Publication Language:</p> | <p>English</p> | |
| <p>(30) Priority Data:
60/433,213 13 December 2002 (13.12.2002) US</p> | | <p>(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.</p> |
| <p>(71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).</p> | | <p>(84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,</p> |
| <p>(71) Applicant (for AE only): U.S. PHILIPS CORPORATION [US/US]; 1251 Avenue of the Americas, New York, NY 10020 (US).</p> | | |

[Continued on next page]

(54) Title: LOW LOCK TIME DELAY LOCKED LOOPS USING TIME CYCLE SUPPPRESSOR



(57) Abstract: The invention discloses a delay locked loop (DLL) architecture with a time cycle suppressor circuit suitable for use with synchronous integrated circuits containing a clock generator. Utilization of the improved delay locked loop architecture with a time cycle suppressor circuit disclosed herein enables reduction in the lock time of the synchronous circuit.



ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE,
SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA,
GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— *without international search report and to be republished
upon receipt of that report*

Declaration under Rule 4.17:

— *as to applicant's entitlement to apply for and be granted a
patent (Rule 4.17(ii)) for all designations*

*For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.*